New Logic Test - 74256 Vector Table Logic, Test, 74256, Vector, Table

yovish

Enclosed is the new layout to be added to the logic tests.
The test was performed on the 74LS256N (dual 4-bit addressable latch) chip from Signetics and SN74LS256N chip from Motorola.