返回列表 发帖

Logic chip 4049 inaccurate test

Logic IC 4049 has an inaccurate test. Gate 6 is tested twice with a high logical state ("1").
I propose the following test.
I also do not have this integrated circuit, so the test is theoretical and I cannot verify it.

4049 - Test (Inaccurate).jpg (172.68 KB)

4049 - Test (Inaccurate).jpg

4049 - Logic Vector.jpg (224.47 KB)

4049 - Logic Vector.jpg

CD4049UB, CD4050B.pdf (440.62 KB)

4049.lgc (2.11 KB)

返回列表 回复 发帖