New type of clock signal New, type, clock, signal

yovish

Is it possible to introduce a second type of clock signal as shown in the picture?

Now there is only a signal type 010 ("C"), but adding a signal 101 ("K") would increase the possibilities of testing digital circuits.

yovish

Thank you very much!

admin

回复 7# yovish

   You are right, we will improve it in the future

yovish

回复 6# admin

Just don't underestimate it and don't forget it. Please consider also other quite simple improvements in logic tests (eg clock signal "U" - up "01" and "D" - down "10" and other easy modifications to improve the editing of logical tests).
Your programmers, at least in logic tests, can become much better than the much more expensive competition, costing $ 500-1000.
I still have at least 30-40 new tests to do, which will further enrich the list of logic integrated circuits tested.

admin

回复 5# yovish

Later, when we have time, we will add this function .
Temporary method： 3-items vector table 1 - 0 - 1

yovish

Competitive companies know that it is worth being more flexible and you need to improve your products...

Here is a description of the signals for logic tests.

; Characters for testing vector are as follows:
;                               G...apply GND
;                               V...apply VCC
;                               X...Don't care
;                               0...input low level
;                               1...input high level
;                               C...input L-H-L puls
;                               K...input H-L-H puls
;                               L...expected output is low level
;                               H...expected output is high level
;                               Z...expected output is float

yovish

回复 2# admin


   It is about signals that change during other signals...
This is easier to understand when you work with digital signals...

yovish

I would suggest considering 2 new signals: "U" - Up (01) and "D" - Down (10) ...

admin

1. set CLK PIN to 1
2 set CLK PIN to 0

3 set CLK PIN to 1