XGecu Programmer Forums - Powered by Discuz! Board

标题: New Logic Test - 7419 Vector Table [打印本页]

作者: yovish 时间: 2021-5-22 04:05 标题: New Logic Test - 7419 Vector Table

Enclosed is the new layout to be added to the logic tests.
The test was performed on the M74LS19P (hex Schmitt-Trigger inverters) chip from Mitsubishi.

图片附件: 7419 - Logic Vector.jpg (2021-5-22 04:04, 214.83 KB) / 下载次数 16775
http://forums.xgecu.com/attachment.php?aid=557&k=c72fdf9ba836921e1bc243fa53edef3e&t=1752412611&sid=AIccph

图片附件: 7419 - Logic Test.jpg (2021-5-22 04:05, 257.78 KB) / 下载次数 16850
http://forums.xgecu.com/attachment.php?aid=558&k=e8f70974a725558424f7321e9b4b9986&t=1752412611&sid=AIccph

图片附件: M74LS19P.jpg (2021-5-22 04:05, 315.72 KB) / 下载次数 17008
http://forums.xgecu.com/attachment.php?aid=559&k=5abcabfb9e2b3c9e4bdbc357b2711f62&t=1752412611&sid=AIccph

附件: SN74LS19A, SN74LS24A.pdf (2021-5-22 04:05, 1.12 MB) / 下载次数 16825
http://forums.xgecu.com/attachment.php?aid=560&k=fa041736c607a834b63adb3226e3040b&t=1752412611&sid=AIccph

附件: 7419.lgc (2021-5-22 04:05, 2.11 KB) / 下载次数 69199
http://forums.xgecu.com/attachment.php?aid=561&k=e409f646bec39eb5803d2d5e8012df4e&t=1752412611&sid=AIccph

作者: admin 时间: 2021-5-22 09:22

回复 1# yovish

Thank you for your hard work.
It is recommended to add more vector test lines to detect short circuits between two adjacent logic cells.
As shown below:

图片附件: 阿里旺旺图片20210522092912.jpg (2021-5-22 09:22, 33.18 KB) / 下载次数 16262
http://forums.xgecu.com/attachment.php?aid=568&k=253a874f44731a97bfd1dd81c491c93a&t=1752412611&sid=AIccph

作者: yovish 时间: 2021-5-22 19:04

It would be best to test all possible combinations of inputs and outputs on 6 gates (2^6=64), but I thought that's what you wanted, example of similar tests: 4009, 4069, 4584, 7404, 7405*, 7406*, 7414, 7416...
Creating tests with lots of lines is a pain in this release and you ignore various suggestions for improving the software ...
I am a supporter of full tests, but it seemed to me that it is about initial tests of the logic of the integrated circuit, and everyone can write exact and more precise tests by themselves.
Yes, otherwise I am attaching a full test of the 7419 (it can also be used for other integrated circuits of the same design)...

图片附件: 7419 (Full test) - Logic Vector.jpg (2021-5-22 19:03, 643.65 KB) / 下载次数 18029
http://forums.xgecu.com/attachment.php?aid=569&k=a4306189515fb8629639c72b846fd6be&t=1752412611&sid=AIccph

图片附件: 7419 (Full test) - Logic Test.jpg (2021-5-22 19:03, 302 KB) / 下载次数 17004
http://forums.xgecu.com/attachment.php?aid=570&k=41ec372828d57767fdd4c926dd1af985&t=1752412611&sid=AIccph

附件: 7419 (Full test).lgc (2021-5-22 19:04, 3.56 KB) / 下载次数 70058
http://forums.xgecu.com/attachment.php?aid=571&k=365a1a411670f7430a926677cd8dc711&t=1752412611&sid=AIccph

作者: admin 时间: 2021-5-23 10:04

回复 3# yovish

Yes, it is a lot of work to perform all the combined tests. Generally, only the logic combination test of nearby pins is required..

欢迎光临 XGecu Programmer Forums (http://forums.xgecu.com/)