返回列表 发帖

New Logic Test - 4556 Vector Table

Enclosed is the new layout to be added to the logic tests. The test was performed on the TC4556BP (dual binary to 1-to-4 decoder/demultiplexer - selected out: low) chip from Toshiba.
4556 - Logic Vector.jpg
4556 - Logic Test.jpg
TC4556BP.jpg

CD4555BMS, CD4556BMS.PDF (98.84 KB)

4556.lgc (2.2 KB)

返回列表 回复 发帖